

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/654,226		09/02/2003	Ammar Derraa	3882.8US (99-0017.08/US)	4741
24247	7590	11/24/2004		EXAM	NER
TRASK B	RITT			SANTIAGO,	MARICELI
P.O. BOX 2 SALT LAK		UT 84110		ART UNIT	PAPER NUMBER
Sher emberry, or owns		01 01110		2879	
				DATE MAILED: 11/24/2004	1

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/654,226	DERRAA, AMMAR
Office Action Summary	Examiner	Art Unit
	Mariceli Santiago	2879
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with	the correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repleted in the period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statuted Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	.136(a). In no event, however, may a reply ply within the statutory minimum of thirty (3 I will apply and will expire SIX (6) MONTHS te. cause the application to become ABANI	y be timely filed  10) days will be considered timely.  S from the mailing date of this communication.  DONED (35 U.S.C. & 133)
Status		
1) Responsive to communication(s) filed on 15.5	September 2004.	
<del></del>	s action is non-final.	
3) Since this application is in condition for allowa	ance except for formal matters	s, prosecution as to the merits is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 1	1, 453 O.G. 213.
Disposition of Claims		
4) Claim(s) 1-18 is/are pending in the application	n. '	
4a) Of the above claim(s) is/are withdra		
5) Claim(s) is/are allowed.	•	•
6)⊠ Claim(s) <u>1-5 and 7-18</u> is/are rejected.		
7) Claim(s) <u>6</u> is/are objected to.		
8) Claim(s) are subject to restriction and/	or election requirement.	
Application Papers		
9) The specification is objected to by the Examin	er.	
10)⊠ The drawing(s) filed on <u>02 September 2003</u> is		bjected to by the Examiner.
Applicant may not request that any objection to the		
Replacement drawing sheet(s) including the correct	ction is required if the drawing(s)	is objected to. See 37 CFR 1.121(d).
11)☐ The oath or declaration is objected to by the E	xaminer. Note the attached O	ffice Action or form PTO-152.
Priority under 35 U.S.C. § 119		
12)⊠ Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. & 11	19(a)-(d) or (f)
a)⊠ All b)□ Some * c)□ None of:	The state of the s	
1. Certified copies of the priority documen	ts have been received.	
2. Certified copies of the priority documen		ication No
<ol><li>Copies of the certified copies of the price</li></ol>		
application from the International Burea	au (PCT Rule 17.2(a)).	
* See the attached detailed Office action for a list	t of the certified copies not rec	eived.
Attachment(s)	_	
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Sumi	mary (PTO-413) ail Date
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)		mal Patent Application (PTO-152)
Paper No(s)/Mail Date	6) Other:	•

Art Unit: 2879

## **DETAILED ACTION**

#### Response to Amendment

The Amendment, filed on September 15, 2004, has been entered and acknowledged by the Examiner.

Claims September 15, 2004 are pending in the instant application.

## Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970);and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1-3, 7, 8 and 10-16 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claim 18 of U.S. Patent No. 6,017,772. Although the conflicting claims are not identical, they are not patentably distinct from each other for the following reasons.

U.S. Application SN 10/654,226	U.S. Patent No. 6,017,772
Claim 1 claims a method for fabricating at least one	Claim 18 states a method for fabricating at least
emission structure, comprising	one emission structure, comprising
forming at least one conductive structure	disposing a layer of conductive material over a
extending across at least a portion of a substrate,	substrate of the field emission array,
substantially removing a longitudinal portion of	patterning the layer to define a plurality of
the at least one conductive structure to define at	substantially mutually parallel conductive lines and
least one conductive layer having a width that is	removing at least a substantially longitudinal center

Art Unit: 2879

oriented substantially perpendicular to the	portion of the colored once of the advantage of
1	portion of the selected ones of the plurality of
substrate,	conductive lines (a width that is oriented
the substrate being exposed along a length of the	substantially perpendicular to the substrate being
at least one conductive layer, and	inherently present since disposing a layer conveys
forming at least one emission structure adjacent	a layer having a thickness, length and width),
the at least one conductive layer	the substrate exposed between the plurality of
	conductive lines (thus, along a length)
	the emitter tips formed by patterning a
	semiconducting layer disposed over and between
	the parallel conductive lines.
Claim 2 claims a method wherein forming the at	Claim 18 states a method forming emitter tips by
least one emission structure includes forming an	patterning a semiconducting layer disposed over
emitter tip.	and between the parallel conductive lines.
Claim 3 claims a method wherein forming the at	Claim 18 states a method which defines emitter tips
least one emission structure further includes	and their corresponding resistors.
forming a resistor corresponding to the at least one	
emitter tip.	-
Claim 4 claims a method wherein forming the	Claim 18 state a method which simultaneously
resistor comprises forming the resistor adjacent to	forms emitter tips and their corresponding resistors
the at least one conductive layer.	between parallel conductive lines, thus both
	elements are considered to be adjacent to at least
	one conductive layer.
Claim 7 claims a method wherein forming the at	Claim 18 states a method comprising disposing a
least one conductive structure comprises,	layer of conductive material over a substrate,
disposing a layer comprising conductive material	patterning the layer to define a plurality of
over the substrate, and patterning the layer.	substantially mutually parallel conductive lines.
Claim 8 claims a method wherein forming the at	Claim 18 states a method comprising disposing
least one emission structure comprises forming the	another layer comprising semiconductive material
at least one emission structure from at least one of	or conductive material and patterning the another
semiconductive material and conductive material.	layer to substantially simultaneously define the
	emitter tips and their corresponding resistors
Claim 10 claims a method for fabricating at least	Claim 18 states a method for fabricating at least
one emission structure,	one emission structure, comprising
comprising forming at least one conductive	disposing a layer of conductive material over a
structure that extends at least partially across a	substrate of the field emission array,

Art Unit: 2879

Art Unit: 2879	
substrate,	disposing a layer comprising semiconductive
forming at least one emitter tip and a	material or conductive material and patterning the
corresponding resistor adjacent to the at least one	layer to substantially simultaneously define the
conductive structure, and	emitter tips and their corresponding resistors,
substantially removing at least a longitudinal	patterning the conductive layer to define a
portion of the at least one conductive structure	plurality of substantially mutually parallel
along substantially an entire length thereof to	conductive lines and removing at least a
define at least one conductive layer having a width	substantially longitudinal center portion of the
that is oriented substantially perpendicular to the	selected ones of the plurality of conductive lines (a
substrate.	width that is oriented substantially perpendicular to
	the substrate being inherently present since
	disposing a layer conveys a layer having a
	thickness, length and width).
Claim 11 claims a method wherein forming the at	Claim 18 states a method comprising disposing a
least one conductive structure comprises disposing	layer of conductive material over a substrate of the
a layer comprising conductive material on the	field emission array, patterning the layer to define a
substrate and patterning the layer.	plurality of substantially mutually parallel
	conductive lines
Claim 12 claims a method wherein forming the at	Claim 18 states a method comprising forming
least one emitter tip comprises forming the at least	emitter tips by patterning a semiconducting layer
one emitter tip from at least one of semiconductive	disposed over and between the parallel conductive
material and conductive material.	lines.
Claim 13 claims a method wherein forming the	Claim 18 states a method comprising disposing a
corresponding resistor comprises forming the	layer comprising semiconductive material or
corresponding resistor from at least one of	conductive material over the plurality of conductive
semiconductive material and conductive material.	lines, and patterning the layer to substantially
	simultaneously define the emitter tips and their
	corresponding resistors.
Claim 14 claims a method wherein forming the at	Claim 18 states a method comprising:
least one emitter tip comprises:	disposing a layer comprising semiconductive
disposing at least one layer comprising at least	material or conductive material over the plurality of
one of semiconductive material and conductive	conductive lines and regions of the substrate
material over the substrate and the at least one	exposed between the plurality of conductive lines,
conductive structure,	patterning the layer to expose a substantially
removing a longitudinal portion of at least one	longitudinal center portion of each of the selected
region of the at least one layer located over the at	ones of the plurality of conductive lines, and

Art Unit: 2879

least one conductive structure to expose at least a	removing at least a substantially longitudinal
substantially longitudinal portion of the at least one	center portion of the selected ones of the plurality
conductive structure, and	, ,
, i	of conductive lines.
patterning at least one remaining portion of the at	
least one layer.	· i
Claim 15 claims a method wherein patterning the at	Claim 18 states a method comprising:
least one remaining portion of the at least one layer	disposing a layer comprising semiconductive
includes defining the at least one emitter tip from	material or conductive material over the plurality of
the at least one layer.	conductive lines and regions of the substrate
	exposed between the plurality of conductive lines
•	patterning the layer to substantially simultaneously
	define the emitter tips.
Claim 16 claims a method wherein patterning the at	Claim 18 states a method comprising:
least one remaining portion of the at least one layer	disposing a layer comprising semiconductive
further includes forming the corresponding	material or conductive material over the plurality of
resistor.	conductive lines and regions of the substrate
	exposed between the plurality of conductive lines
	patterning the layer to substantially simultaneously
	define the emitter tips and their corresponding
	resistors.

Claims 5, 9, 17 and 18 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claim 18 of U.S. Patent No. 6,017,772 in view of U.S. Patent 6,276,982 to Derraa.

U.S. Application SN 10/654,226	U.S. Patent No. 6,017,772 in view of U.S. Patent
	No. 6,276,982
Claim 5 claims a method wherein forming the at	Claim 11 of Patent '982 states a method
least one emission structure comprises forming a	comprising the steps of
plurality of lines of emission structures.	forming lines of emitter tips and corresponding
	resistors over portions of the substrate exposed
Claims 9 and 18 claim a method wherein forming	between adjacent conductive structures,
the at least one emission structure comprises	each of the lines extending over a lateral edge of
forming at least one emission structure so as to	at least one of the distinct conductive structures
extend over a lateral edge of the at least one	adjacent thereto.

Art Unit: 2879

conductive structure.	It would have been obvious to one having
	ordinary skill in the art to provide emitter structures
	comprising a plurality of lines of emission structures
•	extending over a lateral edge of at least one of the
	distinct conductive structures, since such
	modification would have been recognized as an
	obvious matter of design engineering.
Claim 17 claims a method wherein substantially	Claim 11 of Patent '982 states a method
removing comprises leaving at least a lateral edge	comprising the steps of substantially removing at
of the at least one conductive structure along	least longitudinal portions of the distinct conductive
substantially its entire length thereof.	structures to expose the substrate between
	adjacent lines without removing the lateral edge.
	It would have been obvious to one having ordinary
	skill in the art to provide a lateral edge of the at
	least one conductive structure along substantially
	its entire length thereof, since such modification
	would have been recognized as an obvious matter
	of design engineering.

### Allowable Subject Matter

Claim 6 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claim 6, the references of the Prior Art of record fails to teach or suggest the combination of the limitations as set forth in claim 6, and specifically comprising the limitation of electrically isolating at least one emission structure located along a first line of the plurality of lines from at least one emission structure located along an adjacent, second line of the plurality of lines.

Art Unit: 2879

Response to Arguments

Applicant's arguments with respect to claims 1-5 and 7-18 have been considered but are

moot in view of the new ground(s) of rejection.

**Contact Information** 

Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Mariceli Santiago whose telephone number is (571) 272-2464. The

examiner can normally be reached on Monday-Friday from 9:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Nimesh Patel, can be reached on (571) 272-2457. The fax phone number for the

organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about PAIR system,

see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to Private PAIR system,

contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mariceli Santiago
Patent Examiner

Art Unit 2879

Page 7